LeadOut: Composing Low-Overhead Techniques for Single-Thread Performance

Brian Greskamp, Ulya Karpuzcu, Josep Torrellas

http://iacoma.cs.uiuc.edu/





Per-Thread Performance Trend



I-acoma group

Per-Thread Performance Trend



i-acoma

Per-Thread Performance Trend





LeadOut



Sequential applications need fast cores



LeadOut



- Sequential applications need fast cores
- Throughput applications demand more cores



LeadOut



- Sequential applications need fast cores
- Throughput applications demand **more** cores
- Amdahl's Law: Most applications need some fast cores





- Sequential applications need fast cores
- Throughput applications demand more cores
- Amdahl's Law: Most applications need some fast cores

LeadOut

3

• Faster cores without compromising core count?



- Sequential applications need fast cores
- Throughput applications demand **more** cores
- Amdahl's Law: Most applications need some fast cores
- Faster cores without compromising core count?
 - Configurable Timing Speculation





- Sequential applications need fast cores
- Throughput applications demand more cores
- Amdahl's Law: Most applications need some fast cores
- Faster cores without compromising core count?
 - Configurable Timing Speculation
 - V/f Boosting









LeadOut



Boost core frequency beyond nominal at **constant** supply voltage



LeadOut



Boost core frequency beyond nominal at **constant** supply voltage





LeadOut



Boost core frequency beyond nominal at **constant** supply voltage





LeadOut



Boost core frequency beyond nominal at **constant** supply voltage



LeadOut

4

Increase f at constant V



Boost core frequency beyond nominal at **constant** supply voltage



Increase f at constant V→ Timing errors



LeadOut



Boost core frequency beyond nominal at **constant** supply voltage



- Increase f at constant V Timing errors
- Support for error detection and correction

👖 Ulya Karpuzcu

LeadOut

Boost core frequency beyond nominal at **constant** supply voltage



- Increase f at constant V→ Timing errors
- Support for error detection and correction

👖 Ulya Karpuzcu

LeadOut

Boost core frequency beyond nominal at **constant** supply voltage



i-acoma

Boost core frequency beyond nominal at **constant** supply voltage





LeadOut



Boost core frequency beyond nominal by increasing V



LeadOut



Boost core frequency beyond nominal by **increasing** $V \rightarrow No$ timing errors ($P_E = 0$)



LeadOut



Boost core frequency beyond nominal by **increasing** $V \rightarrow No$ timing errors ($P_E = 0$)





LeadOut



Boost core frequency beyond nominal by **increasing** $V \rightarrow No$ timing errors ($P_E = 0$)







LeadOut

Boost core frequency beyond nominal by **increasing** $V \rightarrow No$ timing errors ($P_E = 0$)



Rated
V/f Boosting



LeadOut

Boost core frequency beyond nominal by **increasing** $V \rightarrow No$ timing errors ($P_E = 0$)



Rated
V/f Boosting



LeadOut

Boost core frequency beyond nominal by **increasing** $V \rightarrow No$ timing errors ($P_E = 0$)





LeadOut



LeadOut



• Individual application of TS or V/f Boosting is suboptimal



LeadOut



- Individual application of TS or V/f Boosting is suboptimal
 - Unable to bring the multicore up to its P/T envelope







- Individual application of TS or V/f Boosting is suboptimal
 - Unable to bring the multicore up to its P/T envelope
 - Available P/T headroom remains untapped





- Individual application of TS or V/f Boosting is suboptimal
 - Unable to bring the multicore up to its P/T envelope

LeadOut

- Available P/T headroom remains untapped
- TS and V/f boosting are complementary



- Individual application of TS or V/f Boosting is suboptimal
 - Unable to bring the multicore up to its P/T envelope
 - Available P/T headroom remains untapped
- TS and V/f boosting are complementary
 - Bounded by different constraints



- Individual application of TS or V/f Boosting is suboptimal
 - Unable to bring the multicore up to its P/T envelope

LeadOut

- Available P/T headroom remains untapped
- TS and V/f boosting are complementary
 - Bounded by different constraints
- LeadOut


Contribution: LeadOut

- Individual application of TS or V/f Boosting is suboptimal
 - Unable to bring the multicore up to its P/T envelope
 - Available P/T headroom remains untapped
- TS and V/f boosting are complementary
 - Bounded by different constraints
- LeadOut
 - Synergistically combine TS and V/f Boosting

LeadOut



Contribution: LeadOut

- Individual application of TS or V/f Boosting is suboptimal
 - Unable to bring the multicore up to its P/T envelope
 - Available P/T headroom remains untapped
- TS and V/f boosting are complementary
 - Bounded by different constraints
- LeadOut
 - Synergistically combine TS and V/f Boosting
 - Speed-ups for single thread performance multiply



LeadOut

Example TS Architecture [PACT07]: Paceline

Many-Core CMP



LeadOut



Example TS Architecture [PACT07]: Paceline

OS sees: One core

Leader



Checker





LeadOut







LeadOut











Example TS Architecture [PACT07]: Paceline









LeadOut











Example TS Architecture [PACT07]: Paceline Rated Clock Speculative Clock Checker Leader





9

LeadOut

Example TS Architecture [PACT07]: Paceline Rated Clock Speculative Clock Checker Leader





Example TS Architecture [PACT07]: Paceline Speculative Clock Rated Clock Checker Leader





LeadOut

Example TS Architecture [PACT07]: Paceline Rated Clock Speculative Clock Checker Leader















LeadOut





Nominal





LeadOut









LeadOut

11

Turbo









LeadOut



















LeadOut





LeadOut



The techniques are orthogonal





LeadOut

The techniques are orthogonal

• Suppose as much P/T headroom as necessary







The techniques are orthogonal

- Suppose as much P/T headroom as necessary
- Paceline: Performance gain constrained by PEMAX





LeadOut

The techniques are orthogonal

- Suppose as much P/T headroom as necessary
- Paceline: Performance gain constrained by PEMAX
- V/f Boosting: Performance gain constrained by V_{MAX}





LeadOut

V/f Boosting + Paceline



LeadOut



V/f Boosting + Paceline

Boost core frequency beyond nominal by **increasing** V; tolerating occasional timing errors



LeadOut 13



V/f Boosting + Paceline

Boost core frequency beyond nominal by **increasing** V; tolerating occasional timing errors



V/f Boosting + Paceline Boost core frequency beyond nominal by **increasing** V; tolerating occasional timing errors Performand Freq Freq Rated V/f Boosting + Paceline V/f Boosting

Ulya Karpuzcu

LeadOut



V/f Boosting + Paceline Boost core frequency beyond nominal by **increasing** V; tolerating occasional timing errors Performan Freq Freq Rated V/f Boosting + Paceline V/f Boosting LeadOut 13 Ulya Karpuzcu



LeadOut









LeadOut





LeadOut 15









LeadOut







LeadOut







LeadOut







LeadOut




i-acomo

16





i-acoma

16





16 **- aco**











i-acoma

16





LeadOut







LeadOut

I-ac





LeadOut







LeadOut

I-ac



I-dco

17









 At any given time, CMP executes a mix of speedcritical and throughput-oriented threads







- At any given time, CMP executes a mix of speedcritical and throughput-oriented threads
- Run throughput threads unoptimized







LeadOut

- At any given time, CMP executes a mix of speedcritical and throughput-oriented threads
- Run throughput threads unoptimized
- Optimization Problem



- At any given time, CMP executes a mix of speedcritical and throughput-oriented threads
- Run throughput threads unoptimized
- Optimization Problem
 - 1. Which technique to use for a speed-critical thread?

LeadOut



- At any given time, CMP executes a mix of speedcritical and throughput-oriented threads
- Run throughput threads unoptimized
- Optimization Problem
 - 1. Which technique to use for a speed-critical thread?

LeadOut

18

2. How to optimally set V/f for chosen technique?





LeadOut



Simulated 32nm CMP with 16 cores



LeadOut



- Simulated 32nm CMP with 16 cores
- Detailed modeling of leakage, temperature, variation





- Simulated 32nm CMP with 16 cores
- Detailed modeling of leakage, temperature, variation
- Applications: SPECint2000 benchmarks





- Simulated 32nm CMP with 16 cores
- Detailed modeling of leakage, temperature, variation
- Applications: SPECint2000 benchmarks
- 50 Monte Carlo die samples















Ulya Karpuzcu





24

Ulya Karpuzcu







LeadOut

Detailed analysis for different load conditions





LeadOut

- Detailed analysis for different load conditions
 - Including V/f Boosting with activity migration





LeadOut

- Detailed analysis for different load conditions
 - Including V/f Boosting with activity migration
- Sensitivity analysis





LeadOut

- Detailed analysis for different load conditions
 - Including V/f Boosting with activity migration
- Sensitivity analysis
 - Thermal design points, power grid designs, guardband





LeadOut

- Detailed analysis for different load conditions
 - Including V/f Boosting with activity migration
- Sensitivity analysis
 - Thermal design points, power grid designs, guardband
- A hierarchical controller design to dynamically set





LeadOut
Also in the Paper

- Detailed analysis for different load conditions
 - Including V/f Boosting with activity migration
- Sensitivity analysis
 - Thermal design points, power grid designs, guardband

LeadOut

- A hierarchical controller design to dynamically set
 - Technique to apply



Also in the Paper

- Detailed analysis for different load conditions
 - Including V/f Boosting with activity migration
- Sensitivity analysis
 - Thermal design points, power grid designs, guardband
- A hierarchical controller design to dynamically set
 - Technique to apply
 - Per core V/f assignment for the chosen technique





LeadOut



LeadOut 27



• Two low overhead techniques for sequential acceleration





LeadOut

- Two low overhead techniques for sequential acceleration
 - V/f Boosting and Timing Speculation





LeadOut

- Two low overhead techniques for sequential acceleration
 - V/f Boosting and Timing Speculation
 - Individual application of any technique suboptimal





LeadOut

- Two low overhead techniques for sequential acceleration
 - V/f Boosting and Timing Speculation
 - Individual application of any technique suboptimal

LeadOut

27

• Techniques are complementary



- Two low overhead techniques for sequential acceleration
 - V/f Boosting and Timing Speculation
 - Individual application of any technique suboptimal
 - Techniques are complementary
- LeadOut: A highly-configurable CMP





LeadOut

- Two low overhead techniques for sequential acceleration
 - V/f Boosting and Timing Speculation
 - Individual application of any technique suboptimal

LeadOut

- Techniques are complementary
- LeadOut: A highly-configurable CMP
 - Combining V/f Boosting and TS synergistically



- Two low overhead techniques for sequential acceleration
 - V/f Boosting and Timing Speculation
 - Individual application of any technique suboptimal
 - Techniques are complementary
- LeadOut: A highly-configurable CMP
 - Combining V/f Boosting and TS synergistically
 - 34% thread speedup at 220% power increase





LeadOut

LeadOut: Composing Low-Overhead Techniques for Single-Thread Performance

Brian Greskamp, Ulya Karpuzcu, Josep Torrellas

http://iacoma.cs.uiuc.edu/



