$^{\rm 1}$ Universidad de Zaragoza, Spain $^{\rm 2}$ University of Minnesota, Twin Cities

Abstract

10

12

14

15

16

17

18

19

20

21

22

23

24

25

26

27

29

30

31

32

33

34

35

36

37

38

39

41

42

43

44

45

46

47

48

49

50

51

52

53

54

55

This paper makes the case for a single-ISA heterogeneous computing platform, AISC, where each compute engine (be it a core or an accelerator) supports a different subset of the very same ISA. An ISA subset may not be functionally complete, but the union of the (per compute engine) subsets renders a functionally complete, platform-wide *single* ISA. Tailoring the microarchitecture of each compute engine to the subset of the ISA that it supports can easily reduce hardware complexity. At the same time, the energy efficiency of computing can improve by exploiting algorithmic noise tolerance: by mapping code sequences that can tolerate (any potential inaccuracy induced by) the incomplete ISA-subsets to the corresponding compute engines.

1 Motivation

The ISA specifies semantic and syntactic characteristics of a *practically* functionally complete set of machine instructions. Modern ISAs are not necessarily *mathematically* functionally complete, but provide sufficient expressiveness for practical algorithms. For software layers, the ISA defines the underlying machine – as capable as the variety of algorithmic tasks the composition of its building blocks, *instructions*, can express. For hardware layers, the ISA rather acts as a behavioral design specification for the machine organization. Accordingly, the ISA governs both the functional completeness and complexity of a machine design.

This paper makes the case for an alternative, single-ISA heterogeneous computing platform, AISC, which can reduce the ISA complexity, and thereby improve energy efficiency, on a per compute engine (be it a core or an accelerator) basis, without compromising the functional completeness of the overall platform. The distintinctive feature of AISC is that each compute engine supports a different subset of the very same instruction set. Such per compute engine ISA subsets may be disjoint or overlapping. An ISA subset may not be functionally complete, but the union of the (per compute engine) subsets renders platform-wide a functionally complete single ISA. Therefore, software layers perceive AISC as a single-ISA machine. Tailoring the microarchitecture of each compute engine to the subset of the ISA that it supports results in less complex, more energy efficient compute engines, without compromising the overall functional completeness of the machine.

When it comes to the design of a feasible AISC platform, many questions arise, the most critical being:

• Which subset of the ISA should each compute engine support, by construction?

57

59 60

61

63

64

65

67

68

69

70

71

72

73

74

75

76

78

79

80

82

83

84

86

90

91

93

95

97

101

102

103

105

106

107

108

109

110

- How to guarantee that each sequence of instructions scheduled to execute on a given compute engine only spans the respective subset of the ISA (with potential accuracy loss)?
 More specifically, how to map instruction sequences to the compute engines?
- How to orchestrate migration of code sequences from one compute engine to another within the course of computation, as different application phases may exhibit different degrees of tolerance to noise?
- How to keep the potential accuracy loss bounded?

Starting with the first and most basic question, approximation along two dimensions can set the ISA subset per compute engine:

- Horizontal approximation simplifies instructions by reducing complexity (e.g., precision) on a per instruction basis. To be more specific, the subset of the ISA a compute engine implements in this case would selectively contain lower complexity (e.g., lower precision) instructions, by construction. Well-studied precision reduction approaches [2, 5, 7, 9–11, 13, 15] are directly applicable in this context. Reducing the operand width often enables simplification in the corresponding arithmetic operation, in addition to a more efficient utilization of the available communication bandwidth for data (i.e., operand) transfer.
- *Vertical* approximation excludes complex and less frequently used instructions from the subset.
- The combination of the two dimensions, *Vertical+Horizontal*, is also possible: In this case, the compute engine concerned would be able to *approximately* emulate complex and less frequently used instructions (that its ISA subset does not contain) by a sequence of simpler instructions.

AISC trades computation accuracy for the complexity (and thereby, energy efficiency) on a per compute engine basis. At the same time, as the entire platform still supports the fullfledged ISA, instruction sequences not prone to approximation can still run at full accuracy. AISC can also be regarded as an aggressive variant of architectural core salvaging [8] or ultra-reduced instruction set coprocessors [14], where actual hardware faults impair a compute engine's capability to implement a subset of its ISA (and all compute engines support the same ISA by design). These lines of studies detail how to achieve full-fledged functional completeness under the hardware-fault-induced loss of support for a subset of instructions. AISC, on the other hand, features compute engines with approximate, i.e., incomplete or restricted, ISAs by construction. Without loss of generality, such incomplete or restricted ISAs within an AISC platform may be due to

111

112

113

114

115

116

117

118

120

121

122

124

125

126

127

128

129

130

131

132

133

134

135

136

137

139

140

141

142

143

144

145

146

147

148

149

150

151

152

154

155

156

158

159

160

161

162

163

164

165

errors or simply enforced by design. The latter applies for the following discussion.

2 Proof-of-concept Implementation

Let us start with a motivating example. Fig. 1 shows how the (graphic) output of a typical noise-tolerant application, SRR ¹, changes for representative Vertical, Horizontal, and Horizontal + Vertical approximation under AISC. The application is compiled with GCC 4.8.4 with −01 on an Intel[®] Core[™] i5 3210M machine. As we perform manual transformations on the code, high optimization levels hinder the task; we resort to -01 for our proof-of-concept and leave for future work more exploration on compiler optimizations. We focus on the main kernel where the actual computation takes place, and conservatively assume that this entire code would be mapped to a compute engine with approximated ISA. We use ACCURAX metrics [1] to quantify the accuracy-loss. We prototype basic Horizontal and Vertical ISA approximations on Pin 2.14 [6]. Fig. 1(a) captures the output for the baseline for comparison, Native execution, which excludes any approximation. We observe that the accuracy loss remains barely visible, but still varies across different approximations. Let us next take a closer look at the sources of this diversity.









(a) Native (b) Vertical

(c) Horizontal (d) Horiz.+Vert.

Figure 1. Graphic output of SRR benchmark under representative AISC approximations (b)-(d).

2.1 Vertical Approximation

The key question is how to pick the instructions to drop. A more general version of this question, which instructions to approximate under AISC, already applies across all dimensions, but the question becomes more critical in this case. As the most aggressive in our bag of tricks, Vertical can incur significant loss in accuracy. The targeted recognition-miningsynthesis applications can tolerate errors in data-centric phases as opposed to control [3]. Therefore, confining instruction dropping to data-flow can help limit the incurred accuracy loss. Fig. 1(b) captures an example execution outcome, where we randomly deleted static (arithmetic) floating point instructions. For each static instruction, we based the dropping decision on a pre-defined threshold t. We generated a random number r in the range [0, 1], and dropped the static instruction if r remains below t. We experimented with threshold values between 1% and 10%.

2.2 Horizontal Approximation

Without loss of generality, we experimented with three approximations to reduce operand widths: *DPtoSP*, *DP(SP)toHP*,

and DP(SP)toINT. Under the IEEE 754 standard, 32 (64) bits express a single (double) precision floating point number: one bit specifies the sign; 8 (11) bits, the exponent; and 23 (52) bits the mantissa, i.e., the fraction. For example, $(-1)^{sign} \times$ $2^{exponent-127} \times 1$. mantissa represents a single-precision floating number. DPtoSP is a bit discarding variant, which omits 32 least-significant bits of the mantissa of each double-precision operand of an instruction, and keeps the exponent intact. DP(SP)toHP comes in two flavors. DPtoHP omits 48 leastsignificant bits of the mantissa of each double-precision operand of an instruction, and keeps the exponent intact; SPtoHP, 16 least-significant bits of the mantissa of each singleprecision operand of an instruction. Fig. 1(c) captures an example execution outcome under DPtoHP. DP(SP)toINT also comes in two flavors. DPtoINT (SPtoINT) replaces double (single) precision instructions with their integer counterparts, by rounding the floating point operand values to the closest integer.

167

169

171

173

175

177

179

180

181

182

183

184

186

188

190

192

194

196

197

198

199

200

201

202

203

205

207

209

211

212

213

214

215

216

217

218

219

220

2.3 Horizontal + Vertical Approximation

Without loss of generality, we experimented with two representatives in this case: MULtoADD and DIVtoMUL. MULtoADD converts multiplication instructions to a sequence of additions. We picked the smaller of the factors as the multiplier (which determines the number of additions), and rounded floating point multipliers to the closest integer number. DIVtoMUL converts division instructions to multiplications. We first calculated the reciprocal of the divisor, which next gets multiplied by the dividend to render the end result. In our proof-of-concept implementation based on the x86 ISA, the reciprocal instruction has 12-bit precision. DIVtoMUL12 uses this instruction. DIVtoMUL.NR, on the other hand, relies on one iteration of the Newton-Raphson method [4] to increase the precision of the reciprocal to 23 bits. DIVtoMUL12 can be regarded as an approximate version of DIVtoMUL.NR, eliminating the Newton-Raphson iteration, and hence enforcing a less accurate estimate of the reciprocal (of only 12 bit precision). Fig. 1(d) captures an example execution outcome under DIVtoMUL.NR.

3 Conclusion & Discussion

Our proof-of-concept analysis revealed that, in its restricted form – where the region of interest of an application is mapped in its entirety to an incomplete-ISA compute engine, irrespective of potential changes in noise tolerance within the course of its execution – AISC can cut energy up to 37% at around 10% accuracy loss.

The most critical design aspect is how instruction sequences should be mapped to restricted-ISA compute engines, and how such sequences should be migrated from one engine to another within the course of execution, to track potential temporal changes in algorithmic noise tolerance. While fast code migration is not impossible, if not orchestrated carefully, the energy overhead of fine-grain migration can easily become prohibitive. Therefore, a break-even point in terms of migration frequency and granularity exists, past which AISC may degrade energy efficiency.

¹Super Resolution Reconstruction, a computer vision application from the Cortex suite [12]. We use the (64×64) "EIA" input data set of 16 frames. The output is the (256×256) reconstructed image.

References [1] I. Akturk, K. Khatamifard, and U. R. Karpuzcu. 2015. On Quantification of Accuracy Loss in Approximate Computing. In 12th Annual Workshop on Duplicating, Deconstructing and Debunking (WDDD). [2] V. K. Chippa, D. Mohapatra, K. Roy, S. T. Chakradhar, and A. Raghu-nathan. 2014. Scalable Effort Hardware Design. IEEE Trans. on Very Large Scale Integration (VLSI) Systems 22, 9 (Sept. 2014). [3] H. Cho, L. Leem, and S. Mitra. 2012. ERSA: Error Resilient System Architecture for Probabilistic Applications. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems 31, 4 (April 2012). [4] M.D. Ercegovac and T. Lang. 2004. Digital Arithmetic. Morgan Kauf-mann. [5] A. Jain, P. Hill, M.A. Laurenzano, M.E. Haque, M. Khan, S. Mahlke, L. Tang, and J. Mars. 2016. CPSA: Compute Precisely Store Approximately. In Workshop on Approximate Computing Across the Stack. [6] Chi-Keung Luk, Robert Cohn, Robert Muth, Harish Patil, Artur Klauser, Geoff Lowney, Steven Wallace, Vijay Janapa Reddi, and Kim Hazelwood. 2005. Pin: Building Customized Program Analysis Tools with Dynamic Instrumentation. In ACM SIGPLAN Conf. on Programming Language Design and Implementation. T. Moreau, A. Sampson, L. Ceze, and M. Oskin. 2016. Approximating to the Last Bit. In Workshop on Approximate Computing Across the Stack. Michael D. Powell, Arijit Biswas, Shantanu Gupta, and Shubhendu S. Mukherjee. 2009. Architectural Core Salvaging in a Multi-core Proces-sor for Hard-error Tolerance. In ISCA. [9] Cindy Rubio-González, Cuong Nguyen, Hong Diep Nguyen, James Demmel, William Kahan, Koushik Sen, David H. Bailey, Costin Iancu, and David Hough. 2013. Precimonious: Tuning Assistant for Floating-point Precision. In Int. Conf. on High Performance Computing, Network-ing, Storage and Analysis. [10] Adrian Sampson, Werner Dietl, Emily Fortuna, Danushen Gnanapragasam, Luis Ceze, and Dan Grossman. 2011. EnerJ: Approximate Data Types for Safe and General Low-power Computation. In 32nd ACM SIGPLAN Conf. on Programming Language Design and Implementation. [11] Mark Stephenson, Jonathan Babb, and Saman Amarasinghe. 2000. Bidwidth Analysis with Application to Silicon Compilation. In ACM SIGPLAN Conf. on Programming Language Design and Implementation. [12] S. Thomas, C. Gohkale, E. Tanuwidjaja, T. Chong, D. Lau, S. Garcia, and M. Bedford Taylor. 2014. CortexSuite: A synthetic brain benchmark suite. In IEEE Int. Symp. on Workload Characterization. [13] Ying Fai Tong, Rob A. Rutenbar, and David F. Nagle. 1998. Minimizing Floating-point Power Dissipation via Bit-width Reduction. In Power-Driven Microarchitecture Workshop. [14] D. Wang, A. Rajendiran, S. Ananthanarayanan, H. Patel, M. V. Tripuni-tara, and S. Garg. 2014. Reliable Computing with Ultra-Reduced Instruction Set Coprocessors. IEEE Micro 34, 6 (2014). Thomas Y. Yeh, Glenn Reinman, Sanjay J. Patel, and Petros Faloutsos. 2009. Fool Me Twice: Exploring and Exploiting Error Tolerance in Physics-based Animation. ACM Trans. on Graphics 29, 1 (Dec. 2009).